




ఐఐఐఠి హైదరాబాద్
आई आई टी हैदराबाद
IIT Hyderabad



SYNOPSYS[®]
Silicon to Software™



VLSI System Design

Cloud based Analog IC Design Hackathon

This is to certify that

GANAPATI SAHU

from

GIET UNIVERSITY, Gunupur, Odisha

has designed the circuit

DESIGN OF TWO INPUT NAND GATE IN 28nm CMOS TECHNOLOGY

using Synopsys Custom Compiler Platform

She/He has performed an ~~Outstanding/Excellent/Very Good~~ **Good** work.

This program was conducted between 15 February - 1 March 2022 as an initiative of IIT Hyderabad, which has been sponsored by Synopsys in association with VLSI System Design (VSD) Pvt.

Dr Ashudeb Dutta
Program Co-Ordinator, IIT Hyderabad

Dr B Umashankar
Chair CCE, IIT Hyderabad