







Cloud based Analog IC Design Hackathon

This is to certify that

Durgasatish kocherla from

Aditya college of engineering and technology

has designed the circuit

IMPLEMENTATION OF HALF ADDER USING 28nm CMOS TECHNOLOGY

using Synopsys Custom Compiler Platform
She/He has performed an Outstanding/Excellent/Very Good/Good work.

This program was conducted between 15 February - 1 March 2022 as an initiative of IIT Hyderabad, which has been sponsored by Synopsys in association with VLSI System Design (VSD) Pvt.

Dr Ashudeb Dutta

Program Co-Ordinator, IIT Hyderabad

Dr B Umashankar Chair CCE, IIT Hyderabad

Jecemesharker